ADE7752 Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
ADE7752 Datasheet PDF : 24 Pages
| |||
POWER SUPPLY MONITOR
The ADE7752 contains an on-chip power supply monitor. The
power supply (VDD) is continuously monitored by the ADE7752.
If the supply is less than 4 V ± 5%, the outputs of the ADE7752
are inactive. This is useful to ensure correct device startup at
power-up and power-down. The power supply monitor has
built-in hysteresis and filtering. This gives a high degree of
immunity to false triggering due to noisy supplies.
As can be seen from Figure 23, the trigger level is nominally set
at 4 V. The tolerance on this trigger level is about ±5%. The
power supply and decoupling for the part should be such that
the ripple at VDD does not exceed 5 V ± 5% as specified for
normal operation.
HPF AND OFFSET EFFECTS
Figure 25 shows the effect of offsets on the real power calcula-
tion. As can be seen, an offset on the current channel and
voltage channel contribute a dc component after multiplication.
Since this dc component is extracted by the LPF and is used to
generate the real power information for each phase, the offsets
contribute a constant error to the total real power calculation.
VDD
5V
4V
0V
INTERNAL
RESET INACTIVE
TIME
ACTIVE
INACTIVE
Figure 23. On-Chip Power Supply Monitor
0.07
0.06
0.05
0.04
0.03
0.02
0.01
0
–0.01
0
100 200 300 400 500 600 700 800 900 1000
FREQUENCY (Hz)
Figure 24. Phase Error Between Channels (0 Hz to 1 kHz)
ADE7752/ADE7752A
This problem is easily avoided by the HPF in the current
channels. By removing the offset from at least one channel, no
error component can be generated at dc by the multiplication.
Error terms at cos(ωt) are removed by the LPF and the digital-
to-frequency conversion. See the Digital-to-Frequency
Conversion section.
{ } { } V cos(ωt ) + VOS × I cos(ωt ) + IOS =
V×I
2
+ VOS
× IOS
+ VOS
×I
cos(ωt ) +
IOS ×V
cos(ωt )
+ V × I × cos(2ωt )
2
The HPFs in the current channels have an associated phase
response that is compensated for on-chip. Figure 24 and
Figure 26 show the phase error between channels with the
compensation network. The ADE7752 is phase compensated
up to 1 kHz as shown. This ensures correct active harmonic
power calculation even at low power factors.
VOS × IOS
V× I
2
DC COMPONENT (INCLUDING ERROR TERM)
IS EXTRACTED BY THE LPF FOR REAL
POWER CALCULATION
IOS × V
VOS × I
0
ω
2ω
FREQUENCY – RAD/S
Figure 25. Effect of Channel Offset on the Real Power Calculation
0.010
0.008
0.006
0.004
0.002
0
–0.002
–0.004
40
45
50
55
60
65
70
FREQUENCY (Hz)
Figure 26. Phase Error Between Channels (40 Hz to 70 Hz)
Rev. C | Page 17 of 24
Share Link: 