DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD9824 Ver la hoja de datos (PDF) - Analog Devices

Número de pieza
componentes Descripción
Fabricante
AD9824 Datasheet PDF : 24 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
AD9824
VD
EVEN FIELD
0101...
0101...
0101...
2323...
ODD FIELD
2323...
2323...
HD
LINE 0
LINE 1
LINE 2
LINE M–1
LINE M
LINE 0
LINE 1
LINE 2
LINE M–1
*0 = GAIN0, 1 = GAIN1, 2 = GAIN2, 3 = GAIN3
Figure 16. PxGA Mode 5 (VD Selected) Frame/Line Gain Register Sequence
LINE M
VD
HD
3ns MIN
5 PIXEL MIN
3ns MIN
SHP
PxGA GAIN
GAINX
GAIN0
GAIN1 GAIN0
GAINX GAIN2
NOTES
1. BOTH VD AND HD ARE INTERNALLY UPDATED AT SHP RISING EDGES.
2. EVERY HD RISING EDGE WITH A PREVIOUS VD FALLING EDGE WILL RESET TO 0101.
3. EVERY HD RISING EDGE WITH A PREVIOUS VD RISING EDGE WILL RESET TO 2323.
4. EVERY HD RISING EDGE WITHOUT A PREVIOUS VD RISING EDGE WILL REPEAT EITHER 0101... (EVEN) OR 2323... (ODD).
Figure 17. PxGA Mode 5 (VD Selected) Detailed Timing
GAIN3
VD
FRAME N
0101...
1212...
0101...
0101...
FRAME N+1
1212...
0101...
HD
LINE 0
LINE 1
LINE 2
LINE M–1
LINE M
LINE 0
LINE 1
LINE 2
LINE M–1
* 0 = GAIN0, 1 = GAIN1, 2 = GAIN2
Figure 18. PxGA Mode 6 (Mosaic Repeat) Frame/Line Gain Register Sequence
LINE M
5 PIXEL MIN
VD
HD
SHP
3ns MIN
3ns MIN
PxGA GAIN
GAINX
GAIN0
GAIN1 GAIN0
GAINX
NOTES
1. MINIMUM PULSEWIDTH FOR HD AND VD IS 5 PIXEL CYCLES.
2. BOTH VD AND HD ARE INTERNALLY UPDATED AT SHP RISING EDGES. MINIMUM SETUP TIME IS 3 ns.
3. EVERY HD RISING EDGE WITH A PREVIOUS VD RISING EDGE WILL RESET TO 0101.
4. EVERY HD RISING EDGE WITHOUT A PREVIOUS VD RISING EDGE WILL ALTERNATE BETWEEN 0101... AND 1212.
Figure 19. PxGA Mode 6 (Mosaic Repeat) Detailed Timing
GAIN1
GAIN2
–12–
REV. 0

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]