AD7934-6(RevA) Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
AD7934-6 Datasheet PDF : 28 Pages
| |||
AD7934-6
TIMING SPECIFICATIONS
VDD = VDRIVE = 2.7 V to 5.25 V, internal/external VREF = 2.5 V, unless otherwise noted. FCLKIN = 10 MHz, FSAMPLE = 625 kSPS,
TA = TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter1
fCLKIN2
tQUIET
Limit at TMIN, TMAX
700
10
30
t1
10
t2
15
t3
50
t4
0
t5
0
t6
10
t7
10
t8
10
t9
10
t10
0
t11
0
t12
30
t133
30
t144
3
50
t15
0
t16
0
t17
10
t18
0
t19
10
t20
40
t21
15.7
t22
7.8
Unit
kHz min
MHz max
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns max
ns min
ns max
ns min
ns min
ns min
ns min
ns min
ns max
ns min
ns min
Description
CLKIN Frequency
Minimum time between end of read and start of next conversion, that is, time from
when the data bus goes into three-state until the next falling edge of CONVST
CONVST Pulse Width
CONVST Falling Edge to CLKIN Falling Edge Setup Time
CLKIN Falling Edge to BUSY Rising Edge
CS to WR Setup Time
CS to WR Hold Time
WR Pulse Width
Data Setup Time Before WR
Data Hold after WR
New Data Valid Before Falling Edge of BUSY
CS to RD Setup Time
CS to RD Hold Time
RD Pulse Width
Data Access Time After RD
Bus Relinquish Time After RD
Bus Relinquish Time After RD
HBEN to RD Setup Time
HBEN to RD Hold Time
Minimum Time Between Reads/Writes
HBEN to WR Setup Time
HBEN to WR Hold Time
CLKIN Falling Edge to BUSY Falling Edge
CLKIN Low Pulse Width
CLKIN High Pulse Width
1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
All timing specifications given above are with a 25 pF load capacitance. See Figure 34, Figure 35, Figure 36, and Figure 37.
2 Minimum CLKIN for specified performance. With slower CLKIN frequencies, performance specifications apply typically.
3 The time required for the output to cross 0.4 V or 2.4 V.
4 t14 is derived from the measured time taken by the data outputs to change 0.5 V. The measured number is then extrapolated back to remove the effects of charging or
discharging the 25 pF capacitor. This means that the time, t14, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the
bus loading.
Rev. A | Page 5 of 28
Share Link: 