DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

XWM8706EDS Ver la hoja de datos (PDF) - Wolfson Microelectronics plc

Número de pieza
componentes Descripción
Fabricante
XWM8706EDS
Wolfson
Wolfson Microelectronics plc Wolfson
XWM8706EDS Datasheet PDF : 24 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
WM8706
Product Preview
ATTENUATION CONTROL
Each DAC channel can be attenuated digitally before being applied to the digital filter. Attenuation is 0dB by default but can be
set between 0 and 127.5dB in 0.5dB steps using the 8 Attenuation control bits. All attenuation registers are double latched
allowing new values to be pre-latched to both channels before being updated synchronously. Setting the UPDATE bit on any
attenuation write will cause all pre-latched values to be immediately applied to the DAC channels.
REGISTER
ADDRESS
A2, A1, A0
000
DACL
Attenuation
001
DACR
Attenuation
BIT LABEL
DEFAULT
DESCRIPTION
7:0 LAT[7:0]
8 UPDATEL
11111111
(0dB)
0
7:0 RAT[7:0]
8 UPDATER
11111111
(0dB)
0
Attenuation data for Left channel DACL in 0.5dB steps.
Controls simultaneous update of all Attenuation Latches
0: Store DACL in intermediate latch (no change to output)
1: Store DACL and update attenuation on all channels.
Attenuation data for Right channel DACR in 0.5dB steps.
Controls simultaneous update of all Attenuation Latches
0: Store DACR in intermediate latch (no change to output)
1: Store DACR and update attenuation on all channels.
Table 8 Attenuation Register Map
Note:
1. The UPDATE bit is not latched. If UPDATE=0, the Attenuation value will be written to the pre-latch but not applied to the
relevant DAC. If UPDATE=1, all pre-latched values will be applied from the next input sample.
2. Care should be used in reducing the attenuation as rapid large volume changes can introduce zipper noise.
DAC OUTPUT ATTENUATION
Registers LAT and RAT control the left and right channel attenuation. Table 9 shows how the
attenuation levels are selected from the 8-bit words.
XAT[7:0]
ATTENUATION LEVEL
00(hex)
dB (mute)
01(hex)
127.5dB
:
:
:
:
:
:
FE(hex)
0.5dB
FF(hex)
0dB
Table 9 Attenuation Control Levels
MUTE MODES
Setting the MUT register bit will apply a softmute to the input of the digital filters:
REGISTER ADDRESS BIT LABEL
010
0
MUT
DAC Control
Table 10 Mute Control
DEFAULT
0
DESCRIPTION
Soft Mute select
0 : Normal Operation
1: Soft mute all channels
DE-EMPHASIS MODE
Setting the DEEMPH register bit puts the all the digital filters into de-emphasis mode:
REGISTER ADDRESS
010
DAC Control
BIT LABEL
1 DEEMPH
Table 11 De-emphasis Control
DEFAULT
0
DESCRIPTION
De-emphasis mode select:
0 : De-emphasis Off
1: De-emphasis On
WOLFSON MICROELECTRONICS LTD
PP Rev 1.2 April 2001
17

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]