MT7620 Ver la hoja de datos (PDF) - MediaTek Inc
Número de pieza
componentes Descripción
Fabricante
MT7620 Datasheet PDF : 54 Pages
| |||
MT7620 DATASHEET
Integrated 802.11n MAC/BBP and 2.4 GHz RF/FEM Router-on-a-Chip
Pin
A13
Name
FB
C14
COMP
A15
UGATE
B14
LGATE
A14
DCDC_V33D
B16
B17
A17
B15
A16
PCIe*
D10
A10
B10
B9
A9
C10
DCDC_V33A
EXT_LDO_DIG
VFB_DIG
EXT_LDO_DDR
VFB_DDR
PERST_N
PCIE_TXN
PCIE_TXP
PCIE_RXN
PCIE_RXP
PCIE_REXT
PCIe Reference Clock Generator
A11
APCK_RFCKOP
B11
APCK_RFCKON
E10
PCIE_V33A
C11
PCIE_RFCKP
D11
PCIE_RFCKN
PLL
E9, D12
APCK_V12A
A7
BBPLL_V12A
B6
Power
D9, G5,
SOC_IO_V33D
M10, N10
E7, E8, L13, SOC_CO_V12D
M9, N9,
K13
L5
DDR_IO_VREF
Type Driv.
A
A
A
A
P
P
A
A
A
A
I/O, IPU
A
A
A
A
A
4 mA
A
A
P
A
A
P
P
P
P
P
Description
This pin is part of the error amplifier and provides the
reference voltage which the sampled output voltage is
compared to. A difference between these two
voltages indicates an error in the output voltage.
This pin provides the error amplifier output which
compensates for errors in the output voltage identified
using the FB pin.
Gate drive for external upper MOSFET (Ipeak<200 mA;
Iavg<20 mA)
Gate drive for external lower MOSFET (Ipeak<200 mA;
Iavg<20 mA)
3.3 V power supply only for gate driver of SW
(Ipeak<200 mA; Iavg<20 mA)
3.3 V analog power (Ipeak<200 mA; Iavg<10 mA)
Connect to Base terminal of external BJT (Iavg<20 mA)
1.2 V output feedback
Connect to Base terminal of external BJT (Iavg<20 mA)
DDR output feedback
PICe reset.
PCIe0 differential transmit TX -
PCIe0 differential transmit TX+
PCIe0 differential receive RX -
PCIe0 differential receive RX +
PCIe0 Reference resistor connection
(12K Ohm +/- 1 %)
External reference clock output (positive)
External reference clock output (negative)
PCIe 3.3 V analog power
Device reference clock input (positive)
Device reference clock input (negative)
1.2 V analog power supply for CPLL/PPLL
1.2 V analog power supply to BB PLL
NC
3.3 V digital I/O power supply
1.2 V digital core power supply
0.9 V/1.25 V/GND reference voltage power supply for
DDR2/DDR1/SDR
DSMT7620_V.1.3_091212
Page 15 of 54
loginid=yj.huo@z-linkelec.com,time=2012-11-23 11:46:26,ip=14.153.195.177,doctitle=MT7620_Datasheet_20121114.pdf,company=Z-Link Limited 香港瑞聯電子_RLT
Share Link: 