DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SN8P2602BP Ver la hoja de datos (PDF) - Sonix Technology Co., Ltd

Número de pieza
componentes Descripción
Fabricante
SN8P2602BP
SONiX
Sonix Technology Co., Ltd SONiX
SN8P2602BP Datasheet PDF : 95 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
SN8P2602B
8-Bit Micro-Controller
2.1.2 CODE OPTION TABLE
Code Option
Noise_Filter
Fcpu
High_Clk
Watch_Dog
Reset_Pin
LVD
Security
Content
Enable
Disable
Fhosc/1
Fhosc/2
Fhosc/4
Fhosc/8
RC
32K X’tal
12M X’tal
4M X’tal
Always_On
Enable
Disable
Reset
P15
LVD_L
LVD_M
LVD_H
Enable
Disable
Function Description
Enable Noise Filter and the Fcpu is Fosc/4~Fosc/8.
Disable Noise Filter and the Fcpu is Fosc/1~Fosc/8.
Instruction cycle is oscillator clock.
Notice: In Fosc/1, Noise Filter must be disabled.
Instruction cycle is 2 oscillator clocks.
Notice: In Fosc/2, Noise Filter must be disabled.
Instruction cycle is 4 oscillator clocks.
Instruction cycle is 8 oscillator clocks.
Low cost RC for external high clock oscillator and XOUT becomes to P1.4
bit-direction I/O pin.
Low frequency, power saving crystal (e.g. 32.768KHz) for external high
clock oscillator.
High speed crystal /resonator (e.g. 12MHz) for external high clock
oscillator.
Standard crystal /resonator (e.g. 4M) for external high clock oscillator.
Watchdog timer is always on enable even in power down and green
mode.
Enable watchdog timer. Watchdog timer stops in power down mode and
green mode.
Disable Watchdog function.
Enable External reset pin.
Enable P1.5 input only without pull-up resister.
LVD will reset chip if VDD is below 2.0V
LVD will reset chip if VDD is below 2.0V
Enable LVD24 bit of PFLAG register for 2.4V low voltage indicator.
LVD will reset chip if VDD is below 2.4V
Enable LVD36 bit of PFLAG register for 3.6V low voltage indicator.
Enable ROM code Security function.
Disable ROM code Security function.
’ Note:
1. In high noisy environment, enable “Noise Filter” and set Watch_Dog as “Always_On”
is strongly recommended. Enable “Noise_Filter” will limit the Fcpu = Fosc/4 ~ Fosc/8.
2. If users define watchdog as “Always_On”, assembler will Enable “Watch_Dog”
automatically.
3. Fcpu code option is only available for High Clock. Fcpu of slow mode is Fosc/4 (the
Fosc is internal low clock).
SONiX TECHNOLOGY CO., LTD
Page 21
Preliminary Version 0.4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]