MX26L6420
Fig 8. CE CONTROLLED PROGRAM TIMING WAVEFORM
Address
WE
555 for program
2AA for erase
PA for program
555 for chip erase
Data Polling
PA
tWC
tWH
tAS
tAH
tGHEL
tWHGL
OE
CE
Data
tCP
tWHWH1 or 2
tWS
tDS
tCPH
tDH
tBUSY
A0 for program PD for program
tRH
55 for erase
10 for chip erase
DQ7 DOUT
RESET
NOTES:
1.PA=Program Address, PD=Program Data, DOUT=Data Out, DQ7=complement of data written to device.
2.Figure indicates the last two bus cycles of the command sequence.
P/N:PM0823
REV. 0.5, JAN. 29, 2002
24