SA9904APA Ver la hoja de datos (PDF) - South African Micro Electronic Systems

Número de pieza

componentes Descripción

Fabricante

SA9904APA

Three Phase Power / Energy IC with SPI Interface

South African Micro Electronic Systems 

SA9904A

SPI - INTERFACE

DESCRIPTION

A serial peripheral interface bus (SPI) is a synchronous bus

used for data transfers between a micro controller and the

SA9904A. The pins DO (Serial Data Out), DI (Serial Data In),

CS (Chip Select), and SCK (Serial Clock) are used in the bus

implementation. The SA9904A is the slave device with the

micro controller being bus master. The CS input initiates and

terminates data transfers. A SCK signal (generated by the

micro controller) strobes data between the micro-controller

and the SCK pin of the SA9904A device. The DI and DO pins

are the serial data input and output pins for the SA9904A,

respectively.

REGISTER ACCESS

The SA9904A contains four 24 bit registers for each phase.

The content represents active energy, reactive energy, mains

voltage and mains frequency. The register addresses are

shown in the following table:

ID Register

1 Active Phase 1

Header

bits A5 A4 A3 A2 A1 A0

110XX0 000

2 Reactive Phase 1 1 1 0 X X 0 0 0 1

3 Voltage Phase 1 1 1 0 X X 0 0 1 0

4 Frequency Phase 1 1 1 0 X X 0 0 1 1

5 Active Phase 2

110XX0 100

6 Reactive Phase 2 1 1 0 X X 0 1 0 1

7 Voltage Phase 2 1 1 0 X X 0 1 1 0

8 Frequency Phase 2 1 1 0 X X 0 1 1 1

9 Active Phase 3

110XX1 000

10 Reactive Phase 3 1 1 0 X X 1 0 0 1

11 Voltage Phase 3 1 1 0 X X 1 0 1 0

12 Frequency Phase 3 1 1 0 X X 1 0 1 1

sames

The sequence 110 (0x06) must precede the 6-bit address of

the register being accessed. When CS is HIGH, data on pin DI

is clocked into the SA9904A on the rising edge of SCK. Figure

5 shows the data clocked into DI comprising of 1 1 0 A5 A4 A3

A2 A1 A0.

Address locations A5 and A4 are included for compatibility with

future developments.

Registers may be read individually and in any order. After a

register has been read, the contents of the next register value

will be shifted out on the DO pin with every SCK clock cycle.

Data output on DO will continue until CS is inactive.

The 9 bits needed for register addressing can be padded with

leading zeros when the micro-controller requires a 8 bit SPI

word length. The following sequence is valid:

0000 0001 10A5A4 A3A2A1A0

SCK

CS

DI

DO

Read command

1

1

Register address

0

A5

A4

A3

A2

A1

A0

Register Data

0

D23 D22 D21

Next data register

D1

D0

D23 D22

High impedance

D1 D0

http://www.sames.co.za

Figure 5: SPI waveforms

6/12

Share Link: