UPD17P218CT Ver la hoja de datos (PDF) - NEC => Renesas Technology
Número de pieza
componentes Descripción
Fabricante
UPD17P218CT
NEC => Renesas Technology
UPD17P218CT Datasheet PDF : 30 Pages
| |||
µPD17P218
AC PROGRAMMING CHARACTERISTICS (Ta = 25°C, VDD = 6.0 ± 0.25 V, VPP = 12.5 ± 0.3 V)
Item
Symbol Note 1
Conditions
MIN. TYP. MAX. Unit
Address Setup Time Note 2 (vs.MD0↓)
MD1 Setup Time (vs. MD0↓)
Data Setup Time (vs. MD0↓)
Address Hold Time Note 2 (vs.MD0↑)
Data Hold Time (vs. MD0↑)
tAS
tM1S
tDS
tAH
tDH
tAS
tOES
tDS
tAH
tDH
2
µs
2
µs
2
µs
2
µs
2
µs
MD0 ↑→ Data Output Float Delay Time tDF tDF
VPP Setup Time (vs. MD3↑)
tVPS
tVPS
VDD Setup Time (vs. MD3↑)
tVDS
tVCS
0
130 ns
2
µs
2
µs
Initial Program Pulse Width
tPW
tPW
0.95 1.0 1.05 ms
Additional Program Pulse Width
MD0 Setup Time (vs. MD1↑)
MD0 ↓→ Data Output Delay Time
MD1 Hold Time (vs. MD0↑)
MD1 Recovery Time (vs. MD0↓)
Program Counter Reset Time
CLK Input High-/Low- Level Width
tOPW
tMOS
tDV
tM1H
tM1R
tPCR
tXH,tXL
tOPW
tCES
tDV
tOEH
tOR
–
–
MD0 = MD1 = VIL
tM1H + tM1R 50 µs
0.95
2
2
2
10
0.125
21.0 ms
µs
1
µs
µs
µs
µs
µs
CLK Input Frequency
fX
–
Initial Mode Set Time
tI
–
2
MD3 Setup Time (vs. MD1↑)
tM3S
–
2
MD3 Hold Time (vs. MD1↓)
tM3H
–
2
MD3 Setup Time (vs. MD0↓)
tM3SR
–
When data is read from program memory 2
Address Note 2 → Data Output Delay Time tDAD tACC When data is read from program memory
2
Address Note 2 → Data Output Hold Time tHAD
tOH
When data is read from program memory
0
MD3 Hold Time (vs. MD0↑)
tM3HR
–
When data is read from program memory 2
MD3 ↓→ Data Output Float Delay Time tDFR
–
When data is read from program memory 2
Reset Setup Time
tRES
10
4.19 MHz
µs
µs
µs
µs
µs
130 ns
µs
µs
µs
Note 1: These symbols are the corresponding µPD27C256A symbols.
2: The internal address is incremented by 1 at the third falling edge of CLK (with four clocks
constituting as one cycle). The internal address is not connected to any pin.
21
Share Link: