BCM5708S Ver la hoja de datos (PDF) - Broadcom Corporation

Número de pieza

componentes Descripción

Fabricante

BCM5708S

SINGLE-PORT 1000/2500BASE-X ETHERNET CONTROLLER WITH INTEGRATED TCP OFFLOAD ENGINE, RDMA, iSCSI WITH PCI EXPRESS®

Broadcom Corporation 

BCM5708S

®

SINGLE-PORT 1000/2500BASE-X ETHERNET CONTROLLER WITH

INTEGRATED TCP OFFLOAD ENGINE, RDMA, iSCSI WITH PCI EXPRESS®

FEATURES

• Single-chip solution for LAN-on Motherboard (LOM) and

Network Interface Card (NIC) applications

• Integrated 1000/2500BASE-X SerDes

- SGMII support

• Host interfaces

- PCI Express® x4 Host interface

- Auto-negotiation between 1G and 2.5G modes

• TCP offload engine

• Full fast-path TCP offload

• iSCSI controller

• iSCSI initiator

• RDMA controller (RNIC)

• RDMA over TCP (iWARP)—RDMAC 1.0 compliant

• Hardware-based data placement in application buffers without

CPU intervention (for User and Kernel modes)

• Other performance features

• Receive Side Scaling (RSS)

• TCP, IP checksum

• TCP segmentation

• Adaptive interrupts

• Message Signal Interrupt (MSI) support

• Robust manageability

• Universal Management Port (UMP)

• PXE 2.0 remote boot

• Wake-On LAN

• IPMI pass-through feature

• Statistics gathering (SNMP MIB II, Ethernet-like MIB,

Ethernet MIB (802.3x, clause 30))

• Comprehensive diagnostic and configuration software suite

• ACPI 1.1a compliant power management

• Advanced network features

• Virtual LANs—802.1q VLAN tagging

• Jumbo frames (9 KB)

• 802.3x flow control

• Low-power CMOS design

• On-chip power circuit controller

• 400-ball 21 mm x 21 mm FBGA package

• 3.3V I/Os

• JTAG

SUMMARY OF BENEFITS

• Industry’s first 1000/2500 SerDes-based TOE solution—power

and space optimized for server blade and low-profile NIC

applications

• Extremely low CPU utilization for TCP/IP applications

• Host CPU is free to run application code.

• Accelerated IP-based storage

• Lower CPU utilization for file-level storage protocols such as

CIFS and NFS

• iSCSI functionality with low CPU utilization

• RDMA support for data placement in application buffers

reduces CPU utilization and lowers data transit latencies.

• Future-proof

• Flexible implementation for TCP, iWARP, and iSCSI can

accommodate specification changes and interoperability

issues.

• Performance-focused – optimized for throughput and CPU

utilization

• Adaptive interrupts

• 2.5 Gigabit Ethernet

• RSS reduces CPU utilization on multi-CPU systems.

• MSI allows interrupt distribution in a multi-CPU host system.

• PCI Express host interface allows a low-latency access to CPU

and memory resources.

• Robust and highly manageable

• UMP enables high bandwidth out-of-band system management

functionality over shared infrastructure.

• PXE 2.0, ACPI 1.1, Wake-On LAN

• IPMI pass-through capability allows on-board management

controllers access to the network in OS-present and OS-absent

states.

• Server class reliability, availability, and performance features

• Link aggregation and load balancing

- Switch-dependent

• 802.3ad (LACP), generic trunking (GEC/FEC)

- Switch and NIC independent

• Low power for zero airflow implementations

• Advanced power management

• Minimal real estate—ideal for LOM

• On-chip power circuit controller

Share Link: