AD6636
The overall filter response for the AD6636 is the composite of
all the combined filter stages. Each successive filter stage is
capable of narrower transition bandwidths, but requires a
greater number of CLK cycles to calculate the output. More
decimation in the first filter stage minimizes overall power
consumption. Data from the device is interfaced to a
DSP/FPGA/baseband processor via either high speed parallel
ports (preferred) or a DSP-compatible microprocessor interface.
The AD6636 is available both in 4-channel and 6-channel
versions. The data sheet primarily discusses the 6-channel part.
The only difference between the 6-channel and 4-channel
devices is that on the 4-channel version, Channels 4 and 5 are
not available (see Figure 1). The 4-channel device still has the
same input ports, output ports, and memory map. The memory
map section for Channels 4 and 5 can be programmed and read
back, but it serves no purpose.
PRODUCT HIGHLIGHTS
• Six independent digital filtering channels
• 101 dB SNR noise performance, 110 dB spurious
performance
• Four input ports capable of 150 MSPS input data rates
• RMS/peak power monitoring of input ports and 96 dB
range AGCs before the output ports
• Three programmable RAM coefficient filters, three half-
band filters, two fixed coefficient filters, and one fifth-order
CIC filter per channel
• Complex filtering and biphase filtering (300 MSPS ADC
input) by combining filtering capability of multiple
channels
• Three 16-bit parallel output ports operating at up to
200 MHz clock
• Blackfin®- and TigerSHARC®-compatible 16-bit
microprocessor port
• Synchronous serial communications port is compatible
with most serial interface standards, SPORT, SPI, and SSR
Rev. 0 | Page 4 of 72